Staff ASIC Design Engineer

Staff ASIC Digital Design Engineer

Seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation NRZ and PAM-based SerDes products.

Sound theoretical and practical background in high-speed serializer and data recovery circuits is a plus. The position offers an excellent opportunity to work with an experienced team of digital and mixed-signal engineers accountable for delivering high-end mixed-signal designs from specification development to performing functional and performance tests on prototype test-chips.

The PHY IP development is very dynamic and provides an endless list of challenges. The candidate would have an initial training done by the top experts in the field as well as continuous on the job training and assignments. The work is very challenging, not only given the constant technological changes but also given the ownership and the need to charter unknown waters.

Key Qualifications

• BSEE or MSEE in digital design and verification
• Must be familiar with Verilog and VCS. Good knowledge of back-end synthesis tools DC/PT is desirable.
• Scripting experience in Shell, Perl, Python and TCL is a plus
• Good theoretical and practical knowledge of digital signal processing and data recovery circuits is desirable.
• Good communication skills for interacting between different design groups and customer support teams are required
• Must be self-motivated, proactive, and able to apply good design quality while meeting tight deadlines
• Resolves issues in inventive ways and exercises sound judgment in selecting methods and techniques to obtain solutions
  
  

Preferred Experience

• RTL coding, modeling of analog blocks, and writing complex system-level test-benches in Verilog
• Defining synthesis design constraints and resolving STA issues as well as gate-level simulation failures
• Defining Clock/Reset domain crossing design constraints and evaluating violations using CDC/RDC tools
• Enhancing and maintaining existing SERDES PHY IP
• Interacting with Application Engineers for customer support and resolving technical issues with Analog and P&R teams