Sr Staff Analog Design Engineer
Synopsys Inc
Date: 3 weeks ago
City: Markham, ON
Contract type: Full time

Sr. Staff Analog and Mixed Signal Design Engineer
Join us as an analog and mixed-signal design engineer in the PLL design team. Our designs enable the next generation of datacenters, automobiles and communications networks. You will work on system-level and circuit-level PLL design in the latest FINFET and gate all around CMOS technology nodes. PLL designs will support high-speed Serdes designs including PCI-Express, Ethernet, CPRI, and other applications at rates up to 112Gbps, 128Gbps, 224Gbps and beyond.
Responsibilities and Duties:
At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.
Stay Connected: Join our Talent Community
Should you require an accommodation, please contact [email protected].
Join us as an analog and mixed-signal design engineer in the PLL design team. Our designs enable the next generation of datacenters, automobiles and communications networks. You will work on system-level and circuit-level PLL design in the latest FINFET and gate all around CMOS technology nodes. PLL designs will support high-speed Serdes designs including PCI-Express, Ethernet, CPRI, and other applications at rates up to 112Gbps, 128Gbps, 224Gbps and beyond.
Responsibilities and Duties:
- Circuit-level PLL design and PLL top-level modeling and simulation
- Design of analog circuits such as VCOs, charge pumps and voltage regulators
- Custom circuit design in deep-submicron and FINFET CMOS technologies
- Design of high-speed digital circuits such as dividers and clock distribution paths
- Schematic entry and spice simulation of custom circuits
- Provide mentoring and technical leadership to junior designers
- Coordinate and interface with layout and CAD teams
- 8+ years of experience within CMOS analog and mixed-signal circuit design with MSEE or PhD. Candidates with a Bachelor’s degree and additional experience will also be considered
- Detailed knowledge of PLL loop operation and design
- Experienced in design of SerDes blocks and/or PLL circuit components such as VCO's, charge-pumps, regulators and high-speed dividers.
- Design experience in FINFET and gate-all-around CMOS technologies
- Hspice, Finesim, PrimeSim or similar spice-type simulators
- Schematic entry in Synopsys Custom Designer or similar tools
- Knowledge of digital timing in PrimeTime and/or Nanotime is an asset
At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.
Stay Connected: Join our Talent Community
Should you require an accommodation, please contact [email protected].
How to apply
To apply for this job you need to authorize on our website. If you don't have an account yet, please register.
Post a resume